By 2031, Huawei aims to achieve transistor density in its high-end chips equivalent to a 1.4-nanometer process — the same benchmark TSMC $TSM has targeted for mass production beginning in 2028, according to NBC News.
At a Shanghai technology conference, He Tingbo — who leads Huawei's semiconductor division — introduced a design strategy the company calls "LogicFolding." Because China lacks access to the extreme ultraviolet lithography machines needed to shrink transistors further, the technique instead layers conventional flat circuits into tall vertical stacks, according to NBC News.